-
dbis
-
Publications
-
2009
-
Data Processing on FPGAs
SIGMOD 2009 Author Feedback
the adder and bit shifter, the lower and upper median can be directly returned using lines v4' or v5' (Figure 3). Related Information submission (PDF) reviews (rating: accept, accept, accept) final paper …